YSITD_TG_Bot
says to
#ysitd
<danny8376>: (Jimian_tw: FPGA ...) timing不管在哪都不好搞R